Senior Digital FPGA Engineer - IP / Machine Learning

Qualifications:

• Development and testing experience
• Previous experience in using SystemVerilog, VHDL and/or Verilog
• Software skills using C / C++ or Python
• Exposure to Quartus and/or Vivado
• Any exposure or understanding of low latency, machine learning, or neural networks